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Abstract  The advent of the silicon carbide (SiC) power 
device with high voltage stress would simplify the power 
applications 
since two-level topologies would be possible to instead three-
level (TL) based topologies. This paper proposes a full-
bridge (FB) T-type isolated DC/DC converter composed of 
four main power switches with high voltage stress (SiC 
MOSFET) and four auxiliary power switches with low 
voltage stress (Si MOSFET). Therefore, comparing with the 
conventional diode-clamped FB TL isolated DC/DC 
converter, the proposed converter has fewer circuit 
components and simpler circuit structure. What is more, a 
corresponding control strategy is proposed, which can not 
only realize zero-voltage switching (ZVS) but also achieve 
wide input voltage range. Finally, simulation and 
experimental results are both presented for verification. 
Keywords  DC/DC converter, Full-bridge (FB), T-type, 
Wide input voltage range. 
I.  INTRODUCTION 
Although AC distribution system is most widely used 
distribution system nowadays [1], [2], DC distribution 
system is a promising solution for the future power 
distribution system [3], [4] because the increasing 
applications of EV infrastructure, and renewable energy. 
The DC/DC converters are responsible for controlling 
power flow and converting the voltage level in the DC 
distribution system, so the research about the efficient 
and reliable DC/DC converters becomes a hot topic [5] -
[7]. The three-level (TL) DC/DC converters become 
attractive because they can withstand the high input 
voltage and thus reduce the transmission loss. Many 
studies have been done on the TL isolated DC/DC 
converters in topics of extending soft switching range [8], 
[9], balancing voltages on the input capacitors [10], [11], 
reducing circulating currents [12], [13], minimizing and 
balancing currents on the input capacitors [14], and 
balancing currents among power switches [15]. 
T-type converter is another type of TL converter, 
which has been widely applied for inverters [16]. 
References [17] - [19] discussed about the T-type isolated 
DC/DC converters recently. Comparing with the 
conventional diode-clamped TL DC/DC converter, T-
type converter has fewer circuit components and simpler 
circuit structure. The T-type DC/DC converters discussed 
in [17] - [19] belong to the half-bridge (HB) structure, 
thus they would be unsuitable for high power 
applications since the power switches  current stress on 
in HB structure is twice of that in FB structure. In 
addition, a major drawback of the T-type converter is that 
the main power switches voltage stress is full input 
voltage. Fortunately, the advent of SiC power device 
would result in that the T-type DC/DC converter with 
SiC power device is possible for the high voltage 
applications because  drain-source 
breakdown voltage is much higher than Si power 
. 
In this paper, a FB T-type isolated DC/DC converter 
with SiC device is proposed for high-power and high-
voltage applications. There are four main power switches 
with high voltage stress (SiC MOSFET) and four 
auxiliary power switches with low voltage stress (Si 
MOSFET) in the proposed converter. What is more, a 
control strategy composed of two modes is proposed, 
which not only can realize zero-voltage switching (ZVS) 
for main and auxiliary power switches but also can fulfill 
wide input voltage range. Finally, both simulation and 
experimental results are demonstrated for verification. 
II. CIRCUIT STRUCTURE 
Fig. 1 presents the proposed converter  circuit 
structure. In Fig. 1, C1, C2 are two input capacitors; V1, V2 
are two voltages split by C1, C2 from input voltage Vin; S1 
- S4 are four main power switches; S5 - S8 are four 
auxiliary power switches; D1 - D8 are body diodes of S1 - 
S8; Cs1 - Cs8 are parasitic capacitors of S1 - S8; Tr is an 
isolated transformer; Lr is the inductance of series 
inductor plus leakage inductance of Tr; Dr1 - Dr4 are four 
rectifier diodes; Lo is an output filter inductor; and Co is 
an output filter capacitor. 
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Fig. 1. Proposed converter  circuit structure. 
 
In Fig.1, the input voltage is Vin; the voltage between 
point a and b is Vab; the primary current of Tr is ip; the 
current on Lo is iLo; the output voltage is Vo; the output 
current is io; the turns ratio of Tr is n. Table I shows the 
comparison results about the primary component number 
between the conventional diode-clamped FB TL isolated 
DC/DC converter and proposed converter. 
 
TABLE I. 
COMPARISON RESULTS ABOUT PRIMARY COMPONENT NUMBER  
 
Component 
number 
Diode-clamped FB 
TL DC/DC converter 
Proposed FB T-type 
DC/DC converter 
Power switch 8 8 
Clamping diode 4 0 
Flying capacitor 2 0 
Input capacitor 2 2 
 
III. OPERATION PRINCIPLE 
A ZVS control strategy with two working modes is 
proposed. Figs. 2(a) and 2(b) show main waveforms of 
mode I and II respectively, in which drv1 - drv8 are driving 
signals for power switches S1 - S8; Ts is one switching 
period; d1, d2 are duty ratios in Ts and are used for 
operation mode I and II respectively; dloss_I and dloss_II are 
duty ratio losses in Ts under the operation mode I and II 
respectively. 
Mode I and II are applied for low and high input 
voltage respectively, which can thus achieve the wide 
input voltage range. As presented in Fig. 2, Vo is 
controlled by adjusting d1, d2 under mode I and mode II 
respectively. 
Figs. 3 and 4 present operation circuits for explaining 
the working operations under mode I and II more clearly. 
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Fig. 2. Proposed control strategy. (a) Mode I. (b) Mode II. 
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Fig. 3. Operation circuits under mode I. (a) [before t0] (b) [t0-t1]. (c) [t1-t2]. (d) [t2-t3]. (e) [t3-t4]. (f) [t4-t5]. (g) [t5-t6]. 
 
Vab
Tr Dr1
Dr2 Dr4
Dr3
S1
C1
C2
Lo Co
a
b
ip
iLo
V1
V2
io
Vo
Lr
n:1
S3
D3Cs3
D1Cs1
S5
D5
Cs5 Cs6
D6
S6
S7
D7
Cs7 Cs8
D8
S8
Vin
D2Cs2
S2
D4Cs4S4
 
Vab
Tr Dr1
Dr2 Dr4
Dr3
S1
C1
C2
Lo Co
a
b
ip
iLo
V1
V2
io
Vo
Lr
n:1
S3
D3Cs3
D1Cs1
S5
D5
Cs5 Cs6
S6
S7
D7
Cs7 Cs8
D8
S8
Vin
D2Cs2
S2
D4Cs4S4
D5
 
Vab
Tr Dr1
Dr2 Dr4
Dr3
S1
C1
C2
Lo Co
a
b
ip
iLo
V1
V2
io
Vo
Lr
n:1
S3
D3Cs3
D1Cs1
S5
D5
Cs5 Cs6
D6
S6
S7
D7
Cs7 Cs8
D8
S8
Vin
D2Cs2
S2
D4Cs4S4
 
                              (a)                                                                   (b)                                                                   (c) 
Vab
Tr Dr1
Dr2 Dr4
Dr3
S1
C1
C2
Lo Co
a
b
ip
iLo
V1
V2
io
Vo
Lr
n:1
S3
D3Cs3
D1Cs1
S5
D5
Cs5 Cs6
D6
S6
S7
D7
Cs7 Cs8
D8
S8
Vin
D2Cs2
S2
D4Cs4S4
 
Vab
Tr Dr1
Dr2 Dr4
Dr3
S1
C1
C2
Lo Co
a
b
ip
iLo
V1
V2
io
Vo
Lr
n:1
S3
D3Cs3
D1Cs1
S5
D5
Cs5 Cs6
D6
S6
S7
D7
Cs7 Cs8
D8
S8
Vin
D2Cs2
S2
D4Cs4S4
 
Vab
Tr Dr1
Dr2 Dr4
Dr3
S1
C1
C2
Lo Co
a
b
ip
iLo
V1
V2
io
Vo
Lr
n:1
S3
D3Cs3
D1Cs1
S5
D5
Cs5 Cs6
D6
S6
S7
D7
Cs7 Cs8
D8
S8
Vin
D2Cs2
S2
D4Cs4S4
 
                              (d)                                                                   (e)                                                                   (f) 
Vab
Tr Dr1
Dr2 Dr4
Dr3
S1
C1
C2
Lo Co
a
b
ip
iLo
V1
V2
io
Vo
Lr
n:1
S3
D3Cs3
D1Cs1
S5
D5
Cs5 Cs6
D6
S6
S7
D7
Cs7 Cs8
D8
S8
Vin
D2Cs2
S2
D4Cs4S4
 
(g) 
Fig. 4. Operation circuits under mode II. (a) [before t0] (b) [t0-t1]. (c) [t1-t2]. (d) [t2-t3]. (e) [t3-t4]. (f) [t4-t5]. (g) [t5-t6]. 
 
IV. ANALYSIS OF CHARACTERISTIC AND 
PERFORMANCE 
A.  
In steady working operations, the voltage stress on 
main power switches S1 - S4 are the input voltage (Vin), 
and the voltage stress on auxiliary power switches S5 - S8 
are half of the input voltage (Vin/2). 
B. Output Gain 
Under mode I and II, the duty ratio losses named dloss_I 
and dloss_II can be calculated by (1) and (2) respectively. 
_
2 r o
loss I
sin
L id
n V T
                           (1) 
_
4 r o
loss II
sin
L id
n V T
                           (2) 
Under mode I, the average output voltage Vo_I can be 
obtained by (3). 
1 1_ _
4(0.5 2 ) (0.5 )r oin ino I loss I
sin
V V L iV d d d
n n n V T
(3) 
Under mode II, the average output voltage Vo_II can be 
obtained by (4). 
2 2_ _
4( ) ( )in in r oo II loss II
sin
V V L iV d d d
n n n V T
      (4) 
The average output voltage Vo_two_level in the basic FB 
two-level isolated DC/DC converter utilizing phase-shift 
control [20] can be calculated by (5). 
__ _
4(2 )two levelin r oo two level
sin
V L iV d
n n V T
            (5) 
in which dtwo_level is the overlap time between the 
leading and lagging power switch divided by one 
switching period. 
Based on equations (3) - (5) and assuming that the 
basic FB two-level isolated DC/DC converter and 
proposed converter have the same circuit parameters 
(n=25:8 Lr=47.7uH, fs=50kHz) and secondary circuits, 
theoretical relations between duty ratio and input voltage 
in proposed converter and FB two-level isolated DC/DC 
converter are presented in Fig. 5 under working 
conditions that Vo is 50 V and output power named Po is 
1 kW. 
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Fig. 5. Theoretical relation curves between the input voltage 
and duty ratio (Vo = 50 V, Po = 1 kW, fs = 50 KHz). 
 
Note: Bottom X axis marked by red color represents the duty 
ratios in proposed converter; and top X axis represents the duty 
ratio in FB two-level isolated DC/DC converter. 
V. SIMULATION AND EXPERIMENTAL VERIFICATION 
A. Simulation Verification 
For verification, a simulation model is built in PLECS. 
The  circuit parameters are 
presented in Table II. 
Fig. 6 presents simulations results about Vin, Vab, Vo, 
iLo, ip, and io under mode I and II. 
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Fig. 6. Simulation results (Vo = 50 V, Po = 1 kW). (a) Vin = 300 
V (Mode I). (b) Vin = 600 V (Mode II). 
 
Based on simulation results in Fig. 6, it can be 
obtained: 1) Mode I is applied when Vin is low (300 V) as 
presented in Fig. 6(a); 2) Mode II is applied when Vin is 
high (600 V) as presented in Fig. 6(b); and 3) the ripple 
current (iLo) on Lo under mode I is smaller than that under 
mode II. 
B. Experimental Verification 
A 1 kW laboratory prototype is established for 
verification. The  circuit 
parameters are presented in Table II. 
Fig. 7 presents the experimental results about Vin, Vab, 
Vo, and ip. 
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Fig. 7. Experimental results about Vin, Vab, Vo, ip (Vo = 50 V, Po 
= 1 kW). (a) Vin = 300 V (Mode I). (b) Vin = 600 V (Mode II). 
 
In Fig. 7, it can be seen: 1) Mode I is applied for the 
low voltage (Vin = 300 V) as presented in Fig. 7 (a); and 
2) Mode II is applied for the high voltage (Vin = 600 V) 
as presented in Fig. 7 (a). 
Figs. 8 and 9 present drain-source 
voltage. In Figs. 8 and 9, VDS_S1 - VDS_S8 are drain-source 
voltages on S1 - S8. Based on experimental results in Figs. 
8 and 9, it can be obtained: 1) main power switches  
voltage stresses are about input voltage; and 2) auxiliary 
power switches  voltage stresses are about half of input 
voltage. 
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Fig. 8. Experimental results about VDS_S1 - VDS_S4 (Vo = 50 V, Po 
= 1 kW). (a) Vin = 300 V (Mode I). (b) Vin = 600 V (Mode II). 
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Fig. 9. Experimental results about VDS_S5 - VDS_S8 (Vo = 50 V, Po 
= 1 kW). (a) Vin = 300 V (Mode I). (b) Vin = 600 V (Mode II). 
 
 
 
 
Fig. 10 presents ZVS performances about S2, S3, S7 
under mode I when Vo is 50 V, Vin is 300 V, Po is 1 kW. 
Fig. 11 shows ZVS performances of S3 and S6 under 
mode II when Vo is 50 V, Vin is 600 V, Po is 1 kW. 
Based on experimental results in Figs. 10 - 11, the 
followings can be obtained: 1) under mode I, main power 
switches S2, S3 and auxiliary power switch S7 realize ZVS 
when Po is 1 kW respectively; and 2) under mode II, the 
main power switch S3 and auxiliary power switch S6 
realize ZVS when Po is 1 kW. The other main power 
switches and auxiliary power switches  ZVS 
performances under mode I and II are similar to that of 1) 
and 2). 
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Fig. 10. ZVS performances (Vin = 300 V, Vo = 50 V, Po = 1 kW 
Mode I). (a) S2. (b) S3. (c) S7. 
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Fig. 11. ZVS performances (Vin = 600 V, Vo = 50 V, Po = 1 kW 
Mode II). (a) S3. (b) S6. 
VI. CONCLUSION 
A FB T-type isolated DC/DC converter and 
corresponding control strategy is proposed in this paper. 
The proposed converter compromises four main power 
switches with the voltage stress of input voltage (SiC 
MOSFET) and four auxiliary power switches with the 
voltage stress of half of input voltage (Si MOSFET). 
Therefore, it has fewer circuit components and more 
compact circuit structure when comparing with the diode-
clamped FB TL isolated DC/DC converter. What is more, 
the proposed control strategy not only can realize ZVS 
but also can fulfill wide input voltage range. Finally, both 
simulation and experimental results verify the proposed 
converter with its corresponding control strategy. 
 
APPENDIX 
TABLE II 
PARAMETERS OF SIMULATION MODEL AND EXPERIMENTAL 
PROTOTYPE 
 
Main Power Switches S1 - S4 C3M0065090D 
Auxiliary Power Switches S5 - S8 SPW47N60C3 
Rectifier Diodes Dr1 - Dr4 MBR40250TG 
Turns Ratio of Transformer Tr (n : 1) 25 : 8 
Inductance of Series Inductor plus Leakage 
Inductance Lr (uH) 
47.7 
Input Capacitors C1 and C2 (uF) 470 
Output Filter Capacitor Co (uF) 470 
Output Filter Inductor Lo (uH) 140 
Switching Frequency (kHz) 50 
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